Data

Tools

Indexes

Applications

Experiments

Open Source Science

https://github.com/aliireza/slice-aware

Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors

https://github.com/aliireza/slice-aware

Science Score: 49.0%

This score indicates how likely this project is to be science-related based on various indicators:

  • ○
    CITATION.cff file
  • ✓
    codemeta.json file
    Found codemeta.json file
  • ✓
    .zenodo.json file
    Found .zenodo.json file
  • ✓
    DOI references
    Found 2 DOI reference(s) in README
  • ✓
    Academic publication links
    Links to: acm.org
  • ○
    Academic email domains
  • ○
    Institutional organization owner
  • ○
    JOSS paper metadata
  • ○
    Scientific vocabulary similarity
    Low similarity (12.5%) to scientific vocabulary

Keywords

cache cachedirector ddio llc memory-management nuca slice-aware
Last synced: 5 months ago · JSON representation

Repository

Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors

Basic Info
Statistics
  • Stars: 41
  • Watchers: 4
  • Forks: 6
  • Open Issues: 0
  • Releases: 0
Topics
cache cachedirector ddio llc memory-management nuca slice-aware
Created about 7 years ago · Last pushed almost 7 years ago
Metadata Files
Readme License

README.md

Slice-aware Memory Management

Applications can utilize our memory management scheme to improve their performance by allocating memory that is mapped to the most appropriate LLC slice(s), i.e., that have lower access latency. For more information, check out our paper and my talk at EuroSys'19.

Download

git clone --recursive https://github.com/aliireza/slice-aware.git

Repository Organization

The description of different folders are as follows:

  • ./apps/ Contains applications for measuring access time to different LLC slices + Finding the mapping between different physical addresses & LLC slices.
  • ./cachedirector/ Implementation of CacheDirector on DPDK. More info can be found in here.
  • ./lib/ Contains libraries used to enable slice-aware memory management.
  • ./others/ Some useful information regarding the CAT and the mapping of core<->slice(s) for Intel(R) Xeon(R) Gold 6134 (Skylake).
  • ./results/ Contains some of the results used in our paper.
  • ./workload/ Contains some sample access patterns (i.e., Uniform random and Zipf) and the source code for generating them.

Build & Run

  • To build applications and workload-generators, you can use the Makefile available in ./apps/ and ./workload/generator/.
  • For running each application, please make sure that you are passing the right arguments. More information can be found in source code.
  • For CacheDirector, please refer to here.

Citing our paper

If you use CacheDirector or slice-aware memory management in any context, please cite our paper:

@inproceedings{farshin-slice-aware, author = {Farshin, Alireza and Roozbeh, Amir and {Maguire Jr.}, Gerald Q. and Kosti\'{c}, Dejan}, title = {{Make the Most out of Last Level Cache in Intel Processors}}, booktitle = {Proceedings of the Fourteenth EuroSys Conference 2019}, series = {EuroSys '19}, year = {2019}, isbn = {978-1-4503-6281-8}, location = {Dresden, Germany}, pages = {8:1--8:17}, articleno = {8}, numpages = {17}, url = {http://doi.acm.org/10.1145/3302424.3303977}, doi = {10.1145/3302424.3303977}, acmid = {3303977}, publisher = {ACM}, address = {New York, NY, USA}, keywords = {Cache Allocation Technology, Cache Partitioning, CacheDirector, DDIO, DPDK, Key-Value Store, Last Level Cache, Network Function Virtualization, Non-Uniform Cache Architecture, Slice-aware Memory Management}, }

Getting Help

If you have any questions regarding our code or the paper, you can contact Amir Roozbeh (amirrsk at kth.se) and/or Alireza Farshin (farshin at kth.se).

Owner

  • Name: Alireza Farshin
  • Login: aliireza
  • Kind: user
  • Location: Stockholm, Sweden
  • Company: KTH

Networked Systems Researcher | Doctoral Student

GitHub Events

Total
  • Watch event: 3
Last Year
  • Watch event: 3

Issues and Pull Requests

Last synced: about 1 year ago

All Time
  • Total issues: 2
  • Total pull requests: 0
  • Average time to close issues: 6 days
  • Average time to close pull requests: N/A
  • Total issue authors: 2
  • Total pull request authors: 0
  • Average comments per issue: 4.5
  • Average comments per pull request: 0
  • Merged pull requests: 0
  • Bot issues: 0
  • Bot pull requests: 0
Past Year
  • Issues: 0
  • Pull requests: 0
  • Average time to close issues: N/A
  • Average time to close pull requests: N/A
  • Issue authors: 0
  • Pull request authors: 0
  • Average comments per issue: 0
  • Average comments per pull request: 0
  • Merged pull requests: 0
  • Bot issues: 0
  • Bot pull requests: 0
View more stats
Top Authors
Issue Authors
  • virtualirfan (1)
  • yuang-chen (1)
Pull Request Authors
Top Labels
Issue Labels
Pull Request Labels