pulpino_ri5cy_stls

Stuck-At Software Test Libraries for the pulpino-ri5cy SoC

https://github.com/cad-polito-it/pulpino_ri5cy_stls

Science Score: 67.0%

This score indicates how likely this project is to be science-related based on various indicators:

  • CITATION.cff file
    Found CITATION.cff file
  • codemeta.json file
    Found codemeta.json file
  • .zenodo.json file
    Found .zenodo.json file
  • DOI references
    Found 1 DOI reference(s) in README
  • Academic publication links
    Links to: ieee.org
  • Academic email domains
  • Institutional organization owner
  • JOSS paper metadata
  • Scientific vocabulary similarity
    Low similarity (9.1%) to scientific vocabulary

Keywords

pulpino ri5cy risc-v-assembly sbst stl
Last synced: 9 months ago · JSON representation ·

Repository

Stuck-At Software Test Libraries for the pulpino-ri5cy SoC

Basic Info
  • Host: GitHub
  • Owner: cad-polito-it
  • License: apache-2.0
  • Language: Assembly
  • Default Branch: master
  • Homepage:
  • Size: 116 KB
Statistics
  • Stars: 4
  • Watchers: 3
  • Forks: 0
  • Open Issues: 0
  • Releases: 0
Topics
pulpino ri5cy risc-v-assembly sbst stl
Created about 3 years ago · Last pushed about 2 years ago
Metadata Files
Readme License Citation

README.md

Software Test Libraries

Software Test Libraries (STLs)1 are a powerful resource for a variety of test applications. From manufacturing up to in-field test, functional test stimuli can be proven beneficial for achieving certain reliability thresholds. This becomes more evident especially in the domain of the safety critical applications where the respective standards mandate strict and high fault coverage thresholds to be met.

Pulpino RI5CY

This collection of STLs was developed for the pulpino SoC using ri5cy as an underlying processor and stuck-at as a fault model. They can be easily ported to the software flow of the pulpino environment structure (i.e., sw/apps) and used accordingly with the integrated CMake build flow. Each stl* package has an abstract description about the development process stemming from the authors of the code acompanied with a table enlisting the achieved fault coverage percentages.

The processor was synthesized using the open Nangate45nm technology library and the tests were written by engineers during the MSc course of Testing and Fault Tolerance.

Citations

You can reference this STL suite by using the following @misc entry in Bibtex @misc{misc:pulpino_stls, author = "{CAD Group, Politecnico di Torino}", title = "{Stuck-At STLs for pulpino-ri5cy}", howpublished = "\url{https://github.com/cad-polito-it/pulpino_ri5cy_stls}", year = "2023" }

References

1 : M. Psarakis, D. Gizopoulos, E. Sanchez and M. Sonza Reorda, "Microprocessor Software-Based Self-Testing," in IEEE Design & Test of Computers, vol. 27, no. 3, pp. 4-19, May-June 2010, doi: 10.1109/MDT.2010.5.

Contact Information

Owner

  • Name: CAD & Reliability Group
  • Login: cad-polito-it
  • Kind: organization
  • Location: Italy

Works produced by the CAD & Reliability group of the Department of Control and Computer Engineering (DAUIN) of Politecnico di Torino

Citation (CITATION.cff)

cff-version: 1.2.0
message: "If you use this software, please cite it as below."
authors:
- family-names: "CAD Group, Politecnico di Torino"
  given-names:
title: "Stuck-At STLs for pulpino-ri5cy"
version: 1.0
date-released: 2023-5-8
url: "https://github.com/cad-polito-it/pulpino_ri5cy_stls"

GitHub Events

Total
Last Year