Initial release of FV-LIDAC
Contains Pareto-optimal 8-bit and 16-bit designs of adders and multipliers. Designs are available as Verilog and AIGER.
- Verilog Published by saahm 8 months ago
