Updated 9 months ago

neotrng • Science 54%

🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).

Updated 9 months ago

livehd • Science 52%

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

Updated 9 months ago

airisc_core_complex • Science 36%

Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.

Updated 9 months ago

cva6 • Science 67%

The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

Updated 9 months ago

https://github.com/cornell-zhang/allo • Science 57%

Allo: A Programming Model for Composable Accelerator Design